14. For a given sample-and-hold circuit, if the value of the hold capacitor is increased, then  

(A) Droop rate decreases and acquisition time decreases  

(B) Droop rate decreases and acquisition time increases  

(C) Droop rate increases and acquisition time decreases  

(D) Droop rate increases and acquisition time increases

Hint: 

Did not found what you are looking for, Ask your doubt or Help by your contribution

Enter your search keyword:

Search form

Wait!

Here is a chance to join biggest community of technical Students,
Tutors with FREE learning resources and so much more.
It takes less then 60 seconds.