Which of the following are NOT true in a pipelined processor?
I. Bypassing can handle all RAW hazards. II. Register renaming can eliminate all register carried WAR hazards. III. Control hazard penalties can be eliminated by dynamic branch prediction.
(A) I and II only
(B) I and III only
(C) II and III only
(D) I, II and III